

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant(s): **Moore (et al.)**  
Serial No.: **10/801,942**  
Filed: **March 16, 2004**

Attorney Docket: **0057-011**  
Examiner: **Johnson, Brian P.**  
Group Art Unit: **2183**

Title: **Computer Processor Array With Dedicated Interconnections (as amended)**

MS Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Customer No.: **40972**

**INFORMATION DISCLOSURE STATEMENT**

Pursuant to 37 C.F.R. §1.56, §1.97, and §1.98, Applicants bring the following documents to the Examiner's attention in the above-referenced application:

1. US Patent No. 3,757,306, issued September 4, 1973 to Boone;
2. U.S. Patent No. 4,107,773, issued August 15, 1978 to Gilbreath et al.;
3. U.S. Patent No. 4,215,422, issued July 29, 1980 to McCray et al.;
4. U.S. Patent No. 4,298,932, issued November 3, 1981 to Sams;
5. U.S. Patent No. 4,462,074, issued July 24, 1984 to Linde;
6. U.S. Patent No. 4,589,067, issued May 13, 1986 to Porter et al.;
7. U.S. Patent No. 4,821,231, issued April 11, 1989 to Cruess et al.;
8. U.S. Patent No. 4,984,151, issued January 8, 1991 to Dujari;
9. U.S. Patent No. 5,053,952, issued October 1, 1991 to Koopman et al.;
10. U.S. Patent No. 5,218,682, issued June 8, 1993 to Frantz;
11. U.S. Patent No. 5,317,735, issued May 31, 1994 to Schomberg;
12. U.S. Patent No. 5,319,757, issued June 7, 1994 to Moore et al.;
13. U.S. Patent No. 5,359,568, issued October 25, 1994 to Livay et al.;
14. U.S. Patent No. 5,375,238, issued December 20, 1994 to Ooi;
15. U.S. Patent No. 5,390,304, issued February 14, 1995 to Leach et al.;
16. U.S. Patent No. 5,396,609, issued March 7, 1995 to Schmidt et al.;
17. U.S. Patent No. 5,410,723, issued April 25, 1995 to Schmidt et al.;

18. U.S. Patent No. 5,440,749, issued August 8, 1995 to Moore et al.;
19. U.S. Patent No. 5,485,624, issued January 16, 1996 to Steinmetz et al.;
20. U.S. Patent No. 5,535,417, issued July 9, 1996 to Baji et al.;
21. U.S. Patent No. 5,551,045, issued August 27, 1996 to Kawamoto et al.;
22. U.S. Patent No. 5,657,485, issued August 12, 1997 to Streitenberger et al.;
23. U.S. Patent No. 5,692,197, issued November 25, 1997 to Narad et al.;
24. U.S. Patent No. 5,706,491, issued January 6, 1998 to McMahan;
25. U.S. Patent No. 5,717,943, issued February 10, 1998 to Barker et al.;
26. U.S. Patent No. 5,727,194, issued March 10, 1998 to Shridhar et al.;
27. U.S. Patent No. 5,752,259, issued May 12, 1998 to Tran;
28. U.S. Patent No. 5,826,101, issued October 20, 1998 to Beck et al.;
29. U.S. Patent No. 5,893,148, issued April 6, 1999 to Genduso et al.;
30. U.S. Patent No. 5,911,082, issued June 8, 1999 to Monroe et al.;
31. U.S. Patent No. 6,003,128, issued December 14, 1999 to Tran;
32. U.S. Patent No. 6,038,655, issued March 14, 2000 to Little et al.;
33. U.S. Patent No. 6,112,296, issued August 29, 2000 to Witt et al.;
34. U.S. Patent No. 6,145,072, issued November 7, 2000 to Shams et al.;
35. U.S. Patent No. 6,148,392, issued November 14, 2000 to Liu;
36. U.S. Patent No. 6,178,525, issued January 23, 2001 to Warren;
37. U.S. Patent No. 6,219,685, issued April 17, 2001 to Story;
38. U.S. Patent No. 6,223,282, issued April 24, 2001 to Kang;
39. U.S. Patent No. 6,279,101, issued August 21, 2001 to Witt et al.;
40. U.S. Patent No. 6,353,880, issued March 5, 2002 to Cheng;
41. U.S. Patent No. 6,367,005, issued April 2, 2002 to Zahir et al.;
42. U.S. Patent No. 6,381,705, issued April 30, 2002 to Roche;
43. U.S. Patent No. 6,427,204, issued July 30, 2002 to Arimilli et al.;
44. U.S. Patent No. 6,449,709, issued September 10, 2002 to Gates;
45. U.S. Patent No. 6,507,649, issued January 14, 2003 to Tovander.;
46. U.S. Patent No. 6,598,148, issued July 22, 2003 to Moore et al.;
47. U.S. Patent No. 6,665,793, issued December 16, 2003 to Zahir et al.;
48. U.S. Patent No. 6,725,361, issued April 20, 2004 to Rozas et al.;

49. U.S. Patent No. 6,825,843, issued November 30, 2004 to Allen et al.;
50. U.S. Patent No. 6,826,674, issued November 30, 2004 to Sato;
51. U.S. Patent No. 6,845,412, issued January 18, 2005 to Boike et al.;
52. U.S. Patent No. 6,959,372, issued October 25, 2005 to Hobson et al.;
53. U.S. Patent No. 7,028,163, issued April 11, 2006 to Kim et al.;
54. U.S. Patent No. 7,079,046, issued July 18 2006 to Tanaka;
55. U.S. Patent No. 7,136,989, issued November 14, 2006 to Ishii;
56. U.S. Patent No. 7,155,602, issued December 26, 2006 to Poznanovic;
57. U.S. Patent No. 7,197,624, issued March 27, 2007 to Pechanek et al.;
58. U.S. Patent No. 7,269,805, issued September 11, 2007 to Ansari et al.;
59. U.S. Pat. App. No. 2002/0010844, dated January 24, 2002 to Noel et al.;
60. U.S. Pat. App. No. 2003/0217242, dated November 20, 2003 to Wybenga et al.;
61. U.S. Pat. App. No. 2004/0003219A1, dated January 1, 2004 to Uchara;
62. U.S. Pat. App. No. 2004/0059895, dated March 25, 2004 to May et al.;
63. U.S. Pat. App. No. 2004/0143638, dated July 22, 2004 to Beckmann et al.;
64. U.S. Pat. App. No. 2005/0114565, dated May 26, 2005 to Gonzalez et al.;
65. U.S. Pat. App. No. 2005/0143693, dated July 72, 2005 to Barry;
66. U.S. Pat. App. No. 2005/0223204, dated October 6, 2005 to Kato;
67. U.S. Pat. App. No. 2006/0101238, dated May 11, 2006 to Bose et al.;
68. U.S. Pat. App. No. 2006/0149925, dated July 6, 2006 to Nguyen et al.;
69. U.S. Pat. App. No. 2006/0248317, dated November 2, 2006 to Vorbach et al.;
70. U.S. Pat. App. No. 2007/0113058, dated May 17, 2007 to Tran et al.;
71. DE Patent Doc. No. DE3937807, dated May 23, 1990 to Vaillant Joh GmbH & Co.;
72. EP Patent Doc. No. EP0156654, dated October 2, 1985 to Mitsubishi Elec. Corp.;
73. EP Patent Doc. No. EP0227319, dated July 1, 1987 to Analog Devices, Inc.;
74. EP Patent Doc. No. EP0992896, dated April 12, 2000 to Texas Instruments, Inc.;
75. EP Patent Doc. No. EP1182544, dated February 27, 2002 to Sun Microsystems, Inc.;
76. EP Patent Doc. No. EP1821211, dated August 22, 2007 to Technology Properties, Ltd.;
77. WO App. No. WO97/015001, dated April 24, 1997 to Patriot Scientific Corp.;
78. WO App. No. WO00/042506, dated July 20, 2000 to Axis AB;
79. WO App. No. WO02/050700, dated June 27, 2002 to Picochip Designs Ltd.;

80. WO App. No. WO02/088936, dated November 7, 2002 to PortalPlayer Inc.;
81. WO App. No. WO03/019356, dated March 6, 2003 to Adelante Technologies B.V.;
82. WO App. No. WO05/091847, dated October 6, 2005 to Technology Properties, Ltd.;
83. Ambrie's New Parallel Processor: Globally Asynchronous Architecture Eases Parallel Programming; Tom R. Halfhill; Microprocessor Report, Scottsdale, AZ; October 10, 2006; pp 1-9;
84. An Asynchronous Array of Simple Processors for DSP Applications; Zhiyi et al., Yu; IEEE International Conference Digest of Technical Papers, February 6-9 2006; Pages 1696-1705;
85. An Improved Dynamic Register Array Concept for High-Performance RISC Processors; Scholz, T. et al.; IEEE; 1995; Pgs. 181-190;
86. An Instruction Buffer for Low-Power DSP; Brackenbury, M. L. L.; Advanced Research In Asynchronous Circuits And Systems, 2000 (ASYN 2000) Proceedings, Sixth international Symposium On Eilat, Israel, 2-6 APR 2000; Los Alamitos, CA, USA; IEEE Comput. Soc., US; 2 APR 2000, pp176-186;
87. An Ultra Low-Power Processor for Sensor Networks; Ekanayake et al., V.; Sigplan Notices ACM, vol.39, no. 11, November 2004; Pages 27-36;
88. ASPRO-216: A Standard-Cell Q.D.I. 16-Bit RISC Asynchronous Microprocessor; Renaudin et al.; Proceedings. International Symposium On Advanced Research In Asynchronous Circuits And Systems; 1 January 1989, Page 2231;
89. BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor; Ekanayake et al., V.N.; Asynchronous Circuits & Systems, March 14-16, 2005; Pages 144-154;
90. B16 - Ein Forth Prozessor im FPGA; Bernd Paysan; INET (Online); 2 February 2003, XP002490986; Retrieved from the Internet: [url:http://www.jwdt.com/{paysan/b16.pdf}](http://www.jwdt.com/{paysan/b16.pdf}) pg 1;
91. C18 Colorforth Compiler; Chuck Moore; EUROFORTH 2001 (Online); 26 Nov. 2001, XP002490985, Schloss Dagstuhl, Saarland, Germany; Retrieved from the Internet: [url:http://www.complang.tuwien.ac.at/anton/euroforth/ef01/moore01a.pdf](http://www.complang.tuwien.ac.at/anton/euroforth/ef01/moore01a.pdf) page 1;
92. Computer Architecture: a Quantitative Approach; Hennessy et al., John L.; Morgan Kaufmann Publishers, 3<sup>rd</sup> Edition, 2003; Page 98;
93. Connection Machine Model CM-5 System Overview; Palmer et al., Thinking Machine Corp., Cambridge, Mass., IEEE July, 1992, Pgs. 474-483;
94. Datawave: A Single-Chip Multiprocessor for Video Applications; Schmidt et al.; IEEE Micro, IEEE Service Center, Los Alamitos, CA; vol. 11, no. 3, June 1, 1991; Pages 22-25, 88;
95. Energy Characterization of a Tiled Architecture Processor with On-Chip Networks; Kim, J.S.; Proceedings of the 2003 International Symposium on Low Power Electronics & Design, August 25-27 2003; Pages 424-427;

96. Enhanced Serial Port on the 83C51FA, Intel, November 1987;
97. Flits: Pervasive Computing for Processor and Memory Constrained Systems, Majurski et al., NIST, Pgs. 31-38; not dated;
98. Forth Session – The Evolution of Forth, Rather et al., Sigplan Notices USA, vol. 28, no. 3, March 1993 (1993-3), Pgs. 177-199;
99. Functionally Asynchronous Array Processor for Morphological Filtering of Grayscale Images; Robin et al., F.; IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 5, September 24, 1996; Pages 273-281;
100. IEEE Standard for Boot (Initialization Configuration) Firmware: Core Requirements and Practices, IEEE Std 1275; 1994;
101. Introduction to Java's Architecture, Bill Venners, Artima.com; January 8, 1999, Pgs. 1-10;
102. Itanium Processor Microarchitecture; Sharangpani, H. et al.; IEEE; 2000; Pp. 24-43;
103. iWarp: A 100-MPOS, LIW Microprocessor for Multicomputers; Peterson et al.; IEEE Micro; IEEE Service Center, Los Alamitos, CA; Vol. 11, no. 3, June 1, 1991, pp 26—29, 81-87;
104. Low-Power Electronics Design, Christian Piguet, CRC Press, 2005 Pgs 7-1 – 7-18 (Logic Circuits & Standard Cells—Chapter 7);
105. M68HC11 Microcontrollers Reference Manual, Motorola, Rev.6, April 2002, p.29-31, 46, 203,234, 549;
106. Mikroprozessortechnik – pages 528-533; Flik, T.; 2001, Springer Verlag, Berlin; ISBN: 3-540-42042-8; page 528; figures 8-5a;
107. Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems, Zhiyi Yu et al., Emerging VLSI Technologies And Architectures, 2006. IEEE Computer Society Annual Symposium On Karlsruhe, Germany, 02-03 March 2006, Piscataway, NJ, USA, IEEE, 2 March 2006 (2006-03-02) Pgs. 378-383;
108. Stack Computers, The New Wave; Koopman, Jr., Phillip; Mountain View Press, La Honda, CA; 1989;
109. Teilzeitarbeit im Prozessor; Frees, W.; Elektronik, WEKA Fachzeitschriftenverlag, Poing, DE, vol. 45, no. 9, April 30, 1996; Pages 100-106;
110. The Architecture of the SC32 Forth Engine; Hayes et al.; Journal of Forth Application And Research, Institute For Applied Forth Research; Rochester, US; Vol. 5, No. 4, 1989, pp 493-506 (p500-501 Fig 3);
111. The Computer Engineering Handbook; Oklobdzija, Vojin G.; CRC Press, 2002; Chapter 7: Architectures for Low Power;
112. The PASM Project: A Study of Reconfigurable Parallel Computing; Siegel et al., H.J.; Parallel Architectures, Algorithms and Networks, June 12-14, 1996; Pages 529-536;

113. The Raw Microprocessor: A Computational Fabric for Software Circuits & General-Purpose Programs; Agarwal et al.; IEEE Micro, IEEE Service Center, vol. 22, no. 2, March 2002; Pages 25-35;

114. Use IRAM For Rasterization, Kang Y et al., Image Processing, 1998, ICIP 98. Proceedings. 1998; International Conference on Chicago, IL, USA. 4-7 October 1998, Los Alamitos, CA, USA, IEEE Comput. Soc. US, Vol. 3,4 October 1998 (1998-10-4), Pp 1010-1013;

115. VBScript Looping Statements; W3Schools;  
[www.w3schools.com/vbscript/vbscript\\_looping.asp](http://www.w3schools.com/vbscript/vbscript_looping.asp); July 2000;

116. XP-002488692 (2.1.3 Adressierungsarten und Befehlsformate); Flik, T.; 2 Der Mikroprozessortechnik; 2001, Springer, Berlin; ISBN: 3-540-42042-8; pp 76-84;

117. 8Xc251SB Embedded Microcontroller User's Manual, Intel, February 1995, Pgs. 1-9, 9-438, and sections 9-1 to 9-4;

118. 25x Emulator; Chuck Moore; EUROFORTH 2001 (Online); 26 November 2001, XP002490984, Schloss Dagstuhl, Saarland, Germany; Retrieved from the Internet: pg 2, para 8; url:<http://www.complang.tuwien.ac.at/anton/euroforth/ef01/moore01b.pdf>>.

A PTO form 1449 listing these documents is enclosed.

The relevance of the attached references is that they were cited as relevant in related cases.

The English-language search reports, indicating the degree of relevance found by the searching authority, are provided to satisfy the requirement for a concise explanation of the relevance of the non-English references, as provided for in M.P.E.P. §609(III)(A)(3).

Citation of the above documents shall not be construed as:

1. an admission that the documents are necessarily prior art with respect to the instant invention;
2. a representation that a search has been made, other than as described above; or
3. an admission that the information cited herein is, or is considered to be, material to patentability as defined in 37 C.F.R. §1.56(b).

This information disclosure statement is filed after the mailing of an office action on the merits, but before the mailing of a final action following a Request for Continued Examination. Therefore, pursuant to 37 CFR §1.97(c), the fee set forth in 37 CFR §1.17(p) is being paid by credit card in conjunction with the electronic filing of this paper.

Respectfully Submitted,

/January 7, 2009/  
Date: \_\_\_\_\_

/Larry E. Henneman, Jr./  
\_\_\_\_\_  
Larry E. Henneman, Jr., Reg. No. 41,063  
Henneman & Associates, PLC  
714 West Michigan Avenue  
Three Rivers, MI 49093

**CERTIFICATE OF ELECTRONIC FILING**

I hereby certify that this paper (along with any referred to as being attached or enclosed) is being filed with the United States Patent and Trademark Office on the date shown below via the Office's Electronic Filing System.

/January 7, 2009/  
Date: \_\_\_\_\_

/Larry E. Henneman, Jr./  
\_\_\_\_\_  
Larry E. Henneman, Jr.